As NAND flash has scaled down from a process geometry of more than 50 nanometers to about 20nm, the endurance and...
By submitting your email address, you agree to receive emails regarding relevant topic offers from TechTarget and its partners. You can withdraw your consent at any time. Contact TechTarget at 275 Grove Street, Newton, MA.
performance have gotten worse. So far, the manufacturers have been able to make up for it. How concerned should we be with NAND flash reliability as the process geometry sinks below 20nm?
As the process geometry goes below 20nm, things get more difficult to do because fewer electrons are available per floating gate transistor, resulting in decreased write throughput and endurance as the die sizes decrease.
However, manufacturers are finding new ways to decrease the die size while producing usable flash media by using 3D die stacking, increased ECC, advanced page mapping and other techniques. We’re getting close to some physical limits, but the engineers are still finding things that can be done.
Dig Deeper on Solid state storage technology
Related Q&A from Dennis Martin
RDMA technology can help speed up I/O in storage environments by bypassing copy processes in the software stack when data is called up from a ...continue reading
Remote Direct Memory Access is a good way to reduce latency in flash environments and works with InfiniBand and some Ethernet connections.continue reading
Dennis Martin of Demartek discusses creating DIY hybrid SSD arrays by adding flash drives to an existing array.continue reading
Have a question for an expert?
Please add a title for your question
Get answers from a TechTarget expert on whatever's puzzling you.